Specifications for the NI PXI-5404

100 MHz Frequency Source

Contents

Output Characteristics	. 2
CH 0 SINE (Channel 0 Sine Wave Output, I/O Panel Connector)	. 2
CH 0 CLOCK (Channel 0 Clock Output, I/O Panel Connector)	. 4
PFI 0 (Programmable Function Interface, I/O Panel Connector)	. 5
REF IN (Reference Input, I/O Panel Connector)	. 6
REF OUT (Reference Output, I/O Panel Connector)	. 7
Triggers	. 8
Sample Clock	. 8
Phase-Lock Loop (PLL)	
Internal Clock	. 9
Multimodule Synchronization	. 10
External Calibration (Factory Calibration)	. 10
Power Requirements	. 10
Software	
Environment	
Physical	. 12
Safety	. 13
Electromagnetic Compatibility	
CE Compliance	

The following conditions apply to these specifications:

- These specifications are valid from 0 °C to 50 °C unless otherwise noted.
- Output voltage amplitudes assume a 50 Ω load unless otherwise noted.
- SINE out voltage amplitude is set to 2 $V_{\text{pk-pk}}$ with a load of 50 Ω unless otherwise noted.
- CLOCK out level set to 5 V unless otherwise noted.
- Typical specifications were determined on a small sampling of NI PXI-5404 modules.
- External calibration performed between 18 °C and 28 °C.

CVI™, IVI™, LabVIEW™, Measurement Studio™, National Instruments™, NI™, and ni.com™ are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your CD, or ni.com/patents.

Janaury 2003 323315C-01



Output Characteristics

Table 1.

Specifications	Value	Comments
Number of outputs	1 Sine and 1 Clock—both generate same frequency simultaneously.	_

CH 0 SINE (Channel 0 Sine Wave Output, I/O Panel Connector)

Table 2.

Specifications		Value	Comments
Connector	SMB		_
Frequency Range	9 kHz to 105 M	ſНz	_
Frequency Resolution	1.07 μHz		_
Phase Range	0° to 359.978°		_
Phase Resolution	16,384 steps in (approximately	cluding endpoints 0.022°)	_
Output Impedance	50 Ω ±4%		9 kHz to 105 MHz
Output Protection	10 V _{rms}		_
Sample Rate	300 MS/s		_
Amplitude Range	Open load $\begin{array}{c} 4.00 \ V_{pk\text{-}pk} \ to \\ 2.00 \ V_{pk\text{-}pk} \end{array}$		_
	$\begin{array}{ccc} 50~\Omega~load & 2.00~V_{pk\text{-}pk}~to \\ & 1.00~V_{pk\text{-}pk} \end{array}$		_
Amplitude Resolution	2,048 steps including endpoints		_
	Open load—Approximately 977 μ V		
	50Ω load—Approximately 489 μV		
Amplitude Accuracy	±1% @ 50 kHz	Z	_

Table 2. (Continued)

Specifications		Value	Comments
Amplitude Passband Flatness	±0.2 dB relative to the amplitude @ 50 kHz		15 °C to 50 °C
	9 kHz < f < 10:	5 MHz	
Vertical Resolution	12 bits @ 4 V _{pi}	_{k-pk} (open load)	_
	11 bits @ 2 V _p	_{k-pk} (open load)	
Bandwidth	105 MHz (0.2	dB)	15 °C to 50 °C
Filter	Analog—7-pol	e elliptical	_
SINAD	1 MHz	+51 dB	Amplitude is set to
	10 MHz	+48 dB	1.8 V _{pk-pk} (~ -1 dBFS)
	20 MHz	+45 dB	Measured from 9 kHz to 150 MHz
	50 MHz	+42 dB	
	100 MHz	+42 dB	
SFDR	1 MHz	-55 dBc	Amplitude is set to
	10 MHz	−54 dBc	1.8 V _{pk-pk} (~ -1 dBFS)
	20 MHz	-49 dBc	Measured from 9 kHz to 150 MHz
	50 MHz	-45 dBc	Includes harmonics
	100 MHz	-53 dBc	
THD	1 MHz	-56 dB	Amplitude is set to
	10 MHz	−52 dB	1.8 V _{pk-pk} (~ -1 dBFS)
	20 MHz	-48 dB	Includes 2 nd through the 6 th harmonic
	50 MHz	-41 dB	
	100 MHz	-36 dB	
Average Noise Density	$0.126 \mu\mathrm{V}_{\mathrm{rms}}/\sqrt{\mathrm{H}}$	Нz	Integrated from 9 kHz
	-125 dBm/Hz		to 150 MHz

CH O CLOCK (Channel O Clock Output, I/O Panel Connector)

Table 3.

Specifications			Va	lue			Comments
Connector	SMB	SMB				_	
Frequency Range	DC to 10)5 MHz					_
Frequency Resolution	1.07 μHz	Z					_
Phase Range	0° to 359	9.978°					_
Phase Resolution	16,384 s	teps inclu	ding endpo	oints (appi	oximately	0.022°)	_
Output Impedance	50 Ω ±1	2%					DC to 105 MHz
Output Protection	+8 V to	–4 V					_
Output	5.0 V	Level	3.3 V	Level	1.8 V	Level	Typical
Current	120	mA	72	mA	48	mA	Source or Sink
Amplitude	5.0 V	Level	3.3 V	Level	1.8 V	Level	_
(open load)	Min	Max	Min	Max	Min	Max	
V _{OL}	-0.10 V	0.40 V	-0.10 V	0.40 V	-0.10 V	0.40 V	
V_{OH}	4.00 V	5.30 V	2.60 V	3.70 V	1.40 V	2.20 V	
Amplitude	5.0 V	Level	3.3 V	Level	1.8 V	Level	If the CH 0
(50 Ω load)	Min	Max	Min	Max	Min	Max	CLOCK out signal is terminated into
V_{OL}	-0.10 V	0.20 V	-0.10 V	0.20 V	-0.10 V	0.20 V	a 50 Ω load, the
V_{OH}	2.00 V	2.65 V	1.30 V	1.85 V	0.70 V	1.10 V	voltage levels are divided by two.
Rise/fall time	4 ns			_			
Duty Cycle Range	25% to 7	75%					_
Duty Cycle	30% to 70% ±2%			Typical			
Accuracy	25% and	175%		±3%			1.07 μHz to 60 MHz

PFI 0 (Programmable Function Interface, I/O Panel Connector)

Table 4.

Specifications	Value	Comments
Connector	SMB	_
Direction	Bi-directional	_
Frequency Range	DC to 20 MHz	_
As an input		
Destination for	PXI_Trig <0:7> (backplane connector)	_
Input Signal	REF OUT (I/O panel SMB connector)	
	Start Trigger	
Input Resistance	1 kΩ ±1%	_
Input Protection	+8 V to -4 V	_
V _{IH}	2.0 V	_
V _{IL}	0.8 V	_
As an output		
Sources for Output	PXI_CLK10 (backplane connector)	_
Signal	• Sample Timebase Clock (60 MHz) divided by N (3 $\leq N \leq$ 255)	
	REF IN (I/O panel SMB connector)	
	• PXI_TRIG <0:7> (backplane connector)	
	PXI Star Trigger (backplane connector)	
	CLOCK out on CH 0 (I/O panel SMB connector)	
	Software Trigger	
	Start Trigger	
Output Impedance	50 Ω ±5%	DC to 20 MHz
Output Protection	+6 V to –1 V	_

Table 4. (Continued)

Specifications	Value		Comments
V _{OH} (minimum)	Open load	4.0 V	_
	50 Ω load	2.0 V	
V _{OL} (maximum)	Open load	0.4 V	
	50 Ω load	0.2 V	
Rise/Fall Time	4 ns		_

REF IN (Reference Input, I/O Panel Connector)

Table 5.

Specifications	Value	Comments
Connector	SMB	_
Frequency Range	1 MHz to 20 MHz (valid for PLL Reference destination)	
	200 kHz to 30 MHz (valid for all other destinations)	
Destinations	PLL Reference. Refer to Table 9 for more information.	_
	REF OUT (I/O panel SMB connector)	
	PFI 0 (I/O panel SMB connector)	
	• PXI_TRIG <0:7> (backplane connector)	
Input Impedance	1 kΩ ±1%	_
Input Protection	$12 V_{pk-pk}$ (sine or square wave) $\pm 5 VDC$	_
Amplitude	$300 \text{ mV}_{\text{pk-pk}}$ to $5 \text{ V}_{\text{pk-pk}}$	_
	Sine or square wave	
Input Coupling	AC	_

REF OUT (Reference Output, I/O Panel Connector)

Table 6.

Specifications	Va	lue	Comments
Connector	SMB		_
Frequency Range	DC to 20 MHz		_
Sources	PXI_CLK10 (backpl	ane connector)	_
	• Sample Timebase (6) $N (3 \le N \le 255)$	0 MHz) divided by	
	REF IN (I/O panel S	MB connector)	
	• PXI_TRIG <0:7> (ba	ackplane connector)	
	PXI Star Trigger (bar	ckplane connector)	
	CH 0 CLOCK out (In connector)	O panel SMB	
	PFI 0 (I/O panel SM	B connector)	
	Software Trigger		
	Start Trigger		
Output Impedance	50 Ω ±5%		DC to 20 MHz
Output Protection	+6 V to -1 V		
V_{OH}	Open load	4.0 V	
	50 Ω load	2.0 V	
V _{OL}	Open load	0.4 V	
	50 Ω load	0.2 V	
Rise/Fall Time	4 ns		

Triggers

Table 7.

Specifications	Value	Comments
Trigger Type	Start Trigger	_
Sources	 PFI 0 (I/O panel SMB connector) PXI_TRIG <0:7> (backplane connector) PXI Star Trigger (backplane connector) Software (use function call) Immediate (do not wait for a trigger). Immediate is the default setting. 	
Mode	Continuous	_
Trigger Detection	Edge (rising)	_
Pulse Width (minimum)	10 ns	_
Trigger to SINE Output Delay	250 μs	Typical

Sample Clock

Table 8.

Specifications	Value	Comments
Frequency	300 MS/s	_
Average Phase Noise Density	-112 dBc/Hz	PLL Reference set to REF IN
	10 MHz SINE out	
	Offset 10 kHz ± 500 Hz	

Phase-Lock Loop (PLL)

Table 9.

Specifications	Value	Comments
PLL Reference	PXI_CLK10 (backplane connector)	_
Sources	REF IN (I/O panel SMB connector)	
	PXI_TRIG <0:7> (backplane connector)	
	None (default). The PLL is not used. Refer to Table 10 for more information.	
Frequency Accuracy	When using the PLL, the frequency accuracy of the NI PXI-5404 is solely dependent on the frequency accuracy of the PLL reference source.	
Lock Time	200 ms	Typical
PLL Reference Frequencies	3 MHz to 20 MHz in 1 MHz increments	_
Frequency Locking Range	±50 ppm	_
PLL Reference Duty Cycles	30% to 70%	_

Internal Clock

Table 10.

Specifications	Value	Comments
Clock Source	The clock circuitry of the NI PXI-5404 can either be locked to a reference signal using the PLL or use an onboard frequency reference, specifically the Internal Clock.	_
Frequency Accuracy	±2 ppm	Typical for 15 °C to 35 °C
Frequency Temperature Coefficient	±0.3 ppm/°C	

Multimodule Synchronization

Table 11.

Specifications	Value	Comments
Output Skew of Multiple NI PXI-5404 Modules	±1 ns when using a common PLL Reference frequency of 3, 4, 5, 6, 10, 12, 15, or 20 MHz.	_
Multimodule Output Phase Alignment	The output phase of multiple NI PXI-5404 modules can be programmatically varied after generation has started.	_

External Calibration (Factory Calibration)

Table 12.

Specifications	Value	Comments
Recommended Calibration Interval	1 year. Refer to the NI PXI-5404 Calibration Procedure located at ni.com/support/calibrat/mancal.	_
Warm-up Time	15 minutes	_

Power Requirements

Table 13.

Specifications	Value	Comments
+3.3 V Rail	1 A	SINE out, CLOCK out, and
+5 V Rail	550 mA	REF OUT generating maximum amplitude
+12 V Rail	180 mA	waveforms into 50 Ω loads
–12 V Rail	50 mA	

Software

Table 14.

Specifications	Value	Comments
Driver Software	NI-FGEN 1.6 and later provides complete IVI-compliant driver support, including calibration.	
Application Software	Support and example programs for LabVIEW, LabWindows TM /CVI TM , Measurement Studio, Visual Basic, and ANSI C are included with NI-FGEN.	_
Soft Front Panel	The NI PXI-5404 is supported by the Sources Soft Front Panel 1.2 and later, which is included with NI-FGEN 1.6 and later.	_

Environment

Table 15.

Specifications	Value	Comments
Operating Temperature	0 °C to +50 °C	_
Storage Temperature	−20 °C to +70 °C	

Physical

Table 16.

Specifications	Value	Comments
Slot	One 3U, PXI, or CompactPCI slot	_
Dimensions	$10 \times 16 \times 2 \text{ cm } (3.9 \times 6.3 \times 0.8 \text{ in.})$	_
Weight	175 g (6.1 oz)	_
I/O Panel Connectors		
CH 0 SINE	SMB male	_
CH 0 CLOCK	SMB male	_
PFI 0	SMB male	_
REF IN	SMB male	_
REF OUT	SMB male	_
I/O Panel Indicators		
Access LED	Off—Not ready	_
	Green—Ready to be accessed by software	
	Amber—Accessed by computer or controller	
Active LED	Off—Disabled or in a stopped state	_
	Red—Error (PLL unlocked or software detected an error)	
	Green—Generating a waveform	
	Amber—Waiting for a trigger	

Safety

The NI PXI-5404 meets the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 3111-1, UL 61010C-1
- CAN/CSA C22.2 No. 1010.1



Note For UL and other safety certifications, refer to the product label or to ni . com.

Electromagnetic Compatibility

Emissions	. EN 55011 Class A at 10 m FCC Part 15A above 1 GHz
Immunity	. EN 61326:1997 + A2:2001, Table 1
EMC/EMI	. CE, C-Tick, and FCC Part 15 (Class A) Compliant



Note For EMC compliance, you *must* operate this device with shielded cabling.

CE Compliance

This NI PXI-5404 meets the essential requirements of applicable European Directives, as amended for CE Marking, as follows:

Low-Voltage Directive (safety) 73/23/EEC



Note Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, click **Declaration of Conformity** at ni.com/hardref.nsf/. This Web site lists the DoCs by product family. Select the appropriate product family, followed by your product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.